RinzlerD072009.pdf (9.98 MB)
Design and Implementation of an FPGA-Based Image Processor: Exploring a Distributed Data Multi-Core Co-Processor Architecture
thesis
posted on 2009-07-21, 00:00 authored by Daniel Govinda RinzlerThis thesis explores using a hybrid processing approach for doing application specific memory intensive processing. The hybrid system uses a general purpose processor (GPP) in conjunction with an FPGA-based Image Processor (FIMP) to improve performance for image processing applications. The hybrid architecture is designed to implement an image registration algorithm that partitions the algorithm into separate functions executing either on the GPP or the FIMP system. This thesis explores the trade-offs of different configurations for FIMP architecture, utilizing the flexibility of reconfigurable hardware to achieve maximum performance.
The FIMP system was designed in Verilog HDL and implemented on the Xtremedata XD1000 system, which uses an Opteron main processor and an Altera Stratix II FPGA co-processor. Multi-core systems of up to 32 nodes were implemented, using three network topologies: a bus, a ring and a fully connected mesh. Benchmark results for the FIMP system are compared to software execution. For an image registration algorithm using 256x256 gray scale images use of a 16 node fully connected FIMP system as a co-processor produced a 1.65 times speedup over the GPP alone.
History
Date Modified
2017-06-02Research Director(s)
Dr. Jay BrockmanCommittee Members
Dr. Gary Bernstein Dr. Ken Sauer Dr. Patrick FlynnDegree
- Master of Science in Computer Science and Engineering
Degree Level
- Master's Thesis
Language
- English
Alternate Identifier
etd-07212009-135252Publisher
University of Notre DameProgram Name
- Computer Science and Engineering
Usage metrics
Categories
No categories selectedLicence
Exports
RefWorks
BibTeX
Ref. manager
Endnote
DataCite
NLM
DC